ABSTRACT Bandgap voltage references are indispensable in any analog/mixed-signal system. In this paper, we introduce a systematic gm/ID-based procedure to design a CMOS bandgap reference. The proposed iterative methodology relies on one-time-generated precomputed lookup tables (LUTs); thus, it does not require invoking a simulator in the loop. Despite the inherent finite accuracy of the LUT-based design approach, we demonstrate that a precision bandgap circuit can be designed with less than 1-ppm error. We verified the proposed procedure against the Spectre simulations and probed the design space using a symbolic circuit solver. Moreover, we demonstrated how variations and mismatch can be taken into account in the context of the proposed methodology. The results demonstrate that the proposed procedure can provide very accurate results in a short execution time, enabling the designer to explore the design space of key performance metrics, such as power-supply rejection (PSR) and noise.
I. INTRODUCTION
Although the exponential expansion of electronics is dominated by digital circuits, analog circuitry is usually the bottleneck in design cost and time. Commonly, the analog designer employs his intuition and expertise to reach a rough starting point, then lots of tweaking follows using a circuit simulator (e.g., SPICE) until specifications are hopefully met. This tedious process must be repeated every time the specs or the technology changes. In addition, this ad-hoc methodology usually includes uninformed design decisions and leads to suboptimal solutions. The everlasting increase in demand, however, has been laying more aggressive requirements on product time-to-market, leading designers into a deadlock of increasing model and design complexities and tightening delivery intervals.
The advances in computer-aided analog design partially ameliorated both issues. Commercial CAD tools are capable of performing local and global optimization given proper user constraints. However, they rely on invoking the simulator at every iteration, resulting in long runtimes, in addition to expensive software licenses. Fast-SPICE simulators and Verilog-A behavioral models can provide significant savings in runtime for large circuits; however, they come at the The associate editor coordinating the review of this manuscript and approving it for publication was Cihun-Siyong Gong.
expense of accuracy and precision. Moreover, simulationbased optimization manifests a situation in which the designer is totally detached from the circuit he is trying to design in the first place. On the other hand, equationbased approaches can offer short execution time; however, with the increase in circuit and modeling complexities, expressions run out of hands, making the design procedure intractable, and obscuring any useful insight into the circuit's operation [1] - [3] .
A worthy placeholder connecting the link between both extremes is the g m /I D methodology, introduced by Silveira et al. [4] . The g m /I D methodology is based on the notion of a set of reference devices and normalized quantities. It circumvents the complexity of the model equations by emphasizing that a device is just a geometry operated at specific width-independent design quantities. From that perspective, data extraction from a set of reference devices suffices to construct lookup tables (LUTs) that fully capture all possible realizations of such a device. Hence, the designer does not have to get troubled by the intricacies of post-design iterations and can devote his effort to develop a systematic and portable design procedure. Moreover, the methodology avoids multiple simulator calls which grants it a major speed edge over SPICE-in-the-loop techniques. Ever since, the methodology has been gaining an increasing popularity among designers, and has been extrapolated and studied in ways emphasizing the relation between its figures and various important circuit performance metrics [5] - [9] . For readers not familiar with the g m /I D methodology and design using precomputed LUTs, the tutorial introduction in [8] is recommended.
Voltage reference circuits are an integral part in any analog/mixed-signal system. Equation-based approaches for voltage reference design were reported in [10] and [11] . The authors used a simplified all-region analytical MOSFET models to perform the optimization. However, the process of model parameter extraction is cumbersome and error prone, especially noting that industry-standard MOSFET models used by semiconductor foundries are much more complicated than the simple analytical models. In addition, the performance of reference circuits is very sensitive to modeling errors; thus, parameter extraction errors are intolerable. A hybrid approach where equations and design-specific simulation charts are used to generate a design point was proposed in [12] , but it considered the design of a current reference circuit. In addition, simulation-based optimization was still required to fine-tune the circuit parameters.
Although the use of the g m /I D methodology and precomputed LUTs can, in general, alleviate the drawbacks of the previous equation-based and simulation-based approaches, the systematic design of bandgap voltage references using precomputed LUTs is particularly difficult. First, the bandgap reference is a precision circuit; thus, any computation error due to the limited accuracy of the LUTs will render the design procedure useless. Second, the key requirement in a bandgap circuit is to cancel the temperature dependence, which may misleadingly indicate that the LUTs must be extracted at every temperature, resulting in an impractically inflated dataset. In this work, we propose a robust and efficient g m /I D -based systematic design procedure for bandgap voltage references that addresses the aforementioned problems. We demonstrate that extracting the LUTs at the temperature extremes in addition to the nominal point is totally sufficient. We also show that circuit effects that are not accounted for in simple textbook models can be efficiently incorporated into the design flow with ease due to the agnosticism of the methodology. We manifest the true power of the methodology represented in its ability to expose the whole design space of the circuit and place it into the hands of the designer in a very short time. Furthermore, we show how the effect of process corners and mismatch can be analyzed in the context of the proposed design methodology.
The rest of the paper is organized as follows: Sec. II demonstrates a systematic procedure to design the core of a bandgap circuit regardless of the implementation details. Sec. III details the design procedure of a complete CMOS bandgap circuit. Sec. IV discusses the effect of variations and mismatch. Sec. V presents detailed results and comparisons to validate the proposed procedure and illustrate its merits. Finally, conclusions are presented in Sec. VI.
II. SYSTEMATIC DESIGN OF GENERIC BANDGAP CORE
Consider the circuit shown in Fig. 1 , which represents a generic realization of a basic bandgap voltage reference. The circuit has three branches numbered (1 to 3) from left to right. Q 1−3 are substrate PNP BJTs available in any standard CMOS process. Q 2 is composed of n instances in parallel (typically 8 or 24 for layout considerations); thus, V BE1 = V BE2 . The A-block serves to equate the voltages at nodes V 1 and V 2 , hence it imposes a voltage drop equal to V BE across R 2 . The reference current I 2 = V BE /R 2 is copied to the other two branches by a current mirror, forcing equal currents in all branches. Since the zero-current state (zero current in all branches) is another possible operating point for the circuit, a start-up circuit is necessary to drive the bandgap circuit out of this undesired state.
Using the simple BJT exponential model, it can be easily shown that V BE is proportional-to-absolutetemperature (PTAT). Consequently, the currents flowing in all branches are PTAT. As a result, a PTAT voltage is developed across R 3 . On the other hand, |V BE | itself has a complementary-to-absolute-temperature (CTAT) behavior. The bandgap circuit output V REF is the sum of the PTAT and CTAT voltages Therefore, V REF can be made temperature independent by properly selecting R 3 to satisfy
Since the temperature coefficient (TC) of the PTAT and CTAT voltages is itself temperature dependent, perfect cancellation (i.e., satisfying (2)) can only be achieved at a single temperature (e.g., T NOM ). The overall bandgap TC in ppm over a temperature range from T MIN to T MAX is defined as
The deviation of the circuit behavior from the aforementioned ideal behavior can be described by the following three imperfections: 1) The mirroring error in branch #1 (G 1 = I 1 /I 2 ), 2) the mirroring error in branch #3 (G 3 = I 3 /I 2 ), and 3) the offset voltage between V 1 and V 2 (V OS = V 2 − V 1 ). These three errors depend on the actual implementation of the A-block and the current mirror, and they are temperature dependent in general. The dissection of the circuit non-ideal behavior into these three types of errors enables considering them in the design flow regardless of the actual transistor level implementation of the circuit. In addition to these errors, the actual TC of the PTAT and CTAT voltages deviates from the simple predictions of textbook models. However, such variation can be accounted for by relying on precomputed BJT LUTs. Taking these imperfections into account, (1) and (2) can be rewritten as
where
The proposed systematic design procedure dissects the design process into two functions: bandgap core (BGC), which will be explained shortly in this section, and bandgap MOS (BGM), which will be presented in the next section (Sec. III). The BGC procedure assumes that the imperfections G 1 , G 3 , and V OS are precisely known at T NOM and temperature extremes. The BGM procedure is concerned with calculating these errors and sizing the MOS transistors that are used in the actual implementation of the A-block and the current mirror.
A simplified illustration of the function that designs the bandgap core (BGC) is shown in Fig. 2 . The function accepts three types of input parameters: 1) the BJT LUTs, 2) the designer's degrees of freedom, namely, the total nominal bandgap bias current (I B ), Q 2 multiplier (n), and BJT emitter area (A), and 3) an error structure that contains circuit imperfections, namely, G 1 , G 3 , and V OS . The output of the function is a BGC structure that contains the bias and component parameters of the circuit.
Two distinct directions of evaluation can be noticed in Fig. 2 . First, in the forward evaluation direction (the design mode), the component parameters are calculated given the bias parameters. Second, in the backward evaluation direction (the solving mode), the circuit is solved to calculate unknown bias parameters (e.g., bias parameters at temperature extremes) given known component parameters (which have well-defined temperature dependence). The evaluation of R 2 is performed given the bias current at nominal temperature as shown in Algorithm 1. The notation L[Y ](X ) is used to indicate a lookup operation in the precomputed LUTs for the parameter Y given the set of parameters in X .
The evaluation of R 3 is a bit more complicated because the temperature dependency of different parameters must be taken into account as dictated by (5) . In the case of a very sensitive circuit like the bandgap in hand, calculating the subtle change of a variable over a small temperature step will VOLUME 7, 2019
be sensitive to the LUTs finite accuracy. Consequently, we resorted to a more pragmatic and robust approach that makes use of the fact that the temperature behavior of the PTAT and CTAT parameters is dominantly linear. Thus, a good estimate of the TC of a variable X at T NOM can be obtained from
Besides being a more robust evaluation approach, Eq. (6) implies that in addition to the nominal temperature, the LUTs need to store the device data at the temperature extremes only. Evaluating (6) requires solving the circuit at T MIN and T MAX (backward evaluation). Since the linear PTAT behavior of I 2 is not perfect, an iterative procedure is used till the relative error (relerr) is smaller than a predefined relative tolerance (reltol):
where i corresponds to the i th iteration of the variable X . The iterative procedure to calculate circuit parameters at temperature extremes is shown in Algorithm 2.
Algorithm 2 Backward Evaluation of BGC Bias Parameters at Temperature Extremes
Initially assume I 2 is perfectly PTAT:
for i = 1 : max_num_iter do 4:
if relerr I 2,T x < reltol then 
Evaluate R 3 using (6) in (5) 4: Evaluate V REF using (4) 5: Evaluate TC using (3) It is worth noting that the systematic BGC procedure is valid regardless of the implementation details of the A-block and the current mirror.
III. SYSTEMATIC DESIGN OF CMOS BANDGAP CIRCUIT
Consider the actual realization of a CMOS bandgap circuit shown in Fig. 3 . This circuit is a simple implementation of the generic bandgap circuit given in Fig. 1 . The A-block is implemented using the pair M N 1,2 , where the two NMOS transistors serve to equate the voltages at their source terminals. The current mirror is implemented using M P1−3 . The errors G 1 and G 3 arise because each device in M P1−3 has a different V DS and a finite output resistance. The V OS error is due to the different V DS across M N 1,2 , in addition to the G 1 error. The start-up circuit guarantees that the bandgap circuit does not operate in the zero-current state, while it consumes negligible current during normal operation [13] .
A simplified illustration of the function that designs the bandgap MOS circuit (BGM) is shown in Fig. 4 . The function accepts three types of input parameters: 1) the MOS LUTs, 2) the designer's degrees of freedom, namely, the supply voltage V DD , the nominal bias point of the PMOS and NMOS transistors (ρ P,N = (g m /I D ) P,N at T NOM ), and their channel length L P,N , and 3) the BGC structure.
The dissection of the design procedure into BGC and BGM functions defines the major iterative loop, where the output of BGC (the BGC structure) is passed as input to BGM and the output of BGM (the Error structure) is fed-back to BGC to generate a refined set of inputs to BGM once more. Inside either of BGC or BGM, minor iterative loops refine the variables of the scope of the section, e.g., I 2 correction loop presented in Algorithm 2. A variable of the scope is a variable that can only be updated or assigned inside its respective section (for example, I 2 is a variable of the scope of BGC, while V OS is a variable of the scope of BGM). In doing so, a section treats the variables of the scope of the other section as stationary variables of iteration, i.e., they are constants as far as the section is concerned. The major loop convergence test uses R 3 , as it is the key parameter that controls PTAT and CTAT cancellation as given by (5) . A simplified outline for the proposed synthesis procedure is summarized in Algorithm 4.
Similar to BGC, the operation of BGM occurs in two directions as shown in Fig. 4 . First, in the forward evaluation direction (the design mode), the component parameters (W P and W N ) are calculated given the bias parameters Invoke BGM to perform transistor sizing and calculate improved estimate for the Error structure (G 1 , G 3 , and V OS ) 5: Invoke BGC to get improved estimate for the BGC structure 6: if relerr (R 3 ) < reltol then 
if relerr V DS,P2,T NOM < reltol then 7:
end if 9: end for 10:
The width of the PMOS transistors (W P = W P1−3 ) is determined using the bias point information of M P2 at nominal conditions (ρ P ) as shown in Algorithm 5, where a minor iterative loop is used to correct V DS,P2 .
The synthesis procedure also checks the computed device width and breaks the device into multiple fingers if the width is very large. Similarly, the forward evaluation of (W N = W N 1,2 ) is performed using the bias point VOLUME 7, 2019
Algorithm 6 Forward Evaluation of
On other hand, the biasing parameters at T MIN and T MAX are calculated using backward evaluation. The biasing parameters of M P2 are calculated as in Algorithm 7, which is similar to Algorithm 5; however, J P2 is calculated using W P rather than ρ P because W P is fixed, while ρ P and J P2 are temperature dependent.
Algorithm 7 Backward Evaluation of M P2 Bias Parameters at Temperature Extremes
Initial seed:
for j = 1 : max_num_iter do 4:
V DS,P2,T x = V GSP,T x .
7:
if relerr V DS,P2,T x < reltol then 8:
end if 10: end for 11: end for Turning to M N 2 , the biasing at temperature extremes is solved using Algorithm 8, which is similar to Algorithm 6 but J N 2 is calculated using the forward evaluated fixed parameter W N rather than the temperature dependent parameter ρ N .
Algorithm 8 Backward Evaluation of M N 2 Bias Parameters at Temperature Extremes
Although the sizing of M P1 and M N 1 is already resolved, their biasing parameters are interlinked; thus, they are jointly solved at T NOM ,MIN ,MAX using a nested loop, which also yields V OS behavior vs temperature as shown in Algorithm 9. The first iteration of M P1,N 1 sizing starts with the value of V OS from the previous major iteration, rather than starting from zero. This helps to achieve convergence quickly. The corrected value of V OS can be used to correct 
7:
8:
for k = 1 : max_num_iter do 10:
11:
if relerr V DS,N 1 < reltol then 13: break 14: end if 15: end for 16 : 
At this point in the procedure, BGM becomes ready to output its major iteration cycle output. Notice that at both T NOM and the temperature extremes, the same sequence of steps is employed but while noting that the sizing is readily settled according to the nominal conditions. In other words, the behavior at temperature extremes is not actively involved in the transistor sizing process, but it is important for the estimation of the errors G 1 , G 3 , and V OS .
It is worth noting that the proposed design methodology enables the designer to sweep the circuit's degrees of freedom (for both the BGC and BGM functions) to explore the design space as will be shown in Sec. V.
IV. VARIATIONS AND MISMATCH
Bandgap reference circuits are strongly influenced by variations and mismatch. Regarding variations, the effect of process, voltage, and temperature (PVT) variations must be considered. Ideally, the output reference voltage should not change with PVT variations. The effect of temperature variations was already included in the design flow presented in Sec. II and III. The effect of process and voltage variations can be seamlessly considered in the design flow similar to the way the temperature extremes were handled, i.e., backward evaluation (solving mode) of biasing parameters given the component parameters. For example, to study the effect of voltage variations, we simply modify BGM input parameters to include the newly required supply voltage level (V DD ). Next, the forward evaluation (design mode) is skipped and only the backward evaluation steps are performed to solve the circuit at the new value of V DD . However, since the value of R 3 does not change in the iterative backward evaluations (solving mode), another variable must be used to check for the convergence of the major loop (see Algorithm 4) . The variable we chose for this convergence check is V REF itself, since it is the most important bandgap parameter that is affected by variations.
Similarly, the effect of process corners can be considered by changing the device LUTs used with BGC and BGM. In the design mode, LUTs extracted at the typical conditions are used. However, to study the effect of process corners, we supply BGC and BGM with LUTs extracted at the slow and fast corners of every device. Note that these precomputed LUTs are generic and normalized LUTs that are extracted for a set of reference devices, i.e., the set of LUTs are designindependent and they can be used with any circuit type and any topology without the need to repeat the precomputation. As in the case of voltage variations, solving the circuit involves backward evaluations only, and V REF is used to check convergence.
The effect of mismatch on the behavior of the bandgap circuit is usually quantified using Monte Carlo simulations. In this type of analysis, some of the device model parameters are randomly modified according to a normal (Gaussian) distribution, e.g., the threshold voltage of MOS devices. The standard deviation of the Gaussian distribution is extracted from measurements and included in the model file supplied by the semiconductor foundry in a normalized form (Pelgrom's coefficients [14] ). The standard deviations are then appropriately scaled depending on the device geometry according to Pelgrom's Model [15] . At every random set of model parameters, the circuit is re-solved by the circuit simulator using the complete large-signal non-linear models of the devices. This is then repeated hundreds of times to yield the output statistical distribution. In the context of the proposed LUT-based design procedure, the effect of mismatch can be calculated using a faster and simpler approach. Since the mismatch error is actually a small perturbation superimposed on the nominal conditions, the linearized small-signal models of the devices can be used. The transfer function from each mismatch source to the bandgap output can be calculated using linear circuit analysis. Next, the mean-square values of the mismatch contributions at the output are summed together to yield the output statistical distribution, which is fully characterized by its mean and standard deviation. A comparison between conventional corners and Monte Carlo simulations using Cadence Spectre and the results of the proposed systematic procedure will be provided in Sec. V.
V. RESULTS AND DISCUSSION
The proposed systematic design procedure was implemented in MATLAB. The lookup function that is used to access the LUTs and interpolate off-grid points (L[Y ](X ) operations) is an enhanced version of the function provided in [16] . The main introduced enhancements are: 1) Implementing new functions to generate and look up BJT parameters, 2) including the temperature as a search parameter for both BJT and MOSFET, and 3) using two-step interpolation, where a multidimensional linear interpolation is followed by a one-dimensional pchip interpolation for V GS .
The top-level script of the proposed methodology invokes the bandgap synthesis function, then it automatically generates a netlist and invokes Cadence Spectre to compare synthesis and simulation results. Fig. 5 shows the results of a bandgap circuit synthesized in a 180 nm CMOS technology using the following set of parameters:
shows the typical second-order curvature, which indicates that the first-order dependence on temperature is canceled (i.e., (5) is satisfied). As evident in Fig. 5 , synthesis and simulation results show excellent agreement, and the proposed iterative synthesis procedure can precisely calculate the subtle changes in G 1 , G 3 , and V OS vs temperature. Moreover, Fig. 6 shows that the required specifications at the nominal point (I B = 10 µA and ρ N = ρ P = 15 V −1 ) are perfectly achieved. Remarkably, the whole synthesis procedure completes in 5.95 s on a quad-core machine with 4 GB RAM. The previous results were achieved using MOSFET LUTs with a V GS step of 5 mV and synthesis reltol = 1e − 5. Since the primary variable that controls the MOS drain current is V GS , the step of the V GS sweep is the dominant factor affecting the LUTs accuracy. We experimented using LUTs with different V GS steps. Initially, using linear interpolation as in [16] , the error in the synthesis output grew considerably; however, when we modified V GS interpolation to be two-step, as previously explained, the results improved substantially. Table 1 summarizes the results for V GS steps of 5, 10, and 20 mV . As V GS step increases, the error slightly increases, but the execution time becomes significantly faster. It should be noted that the step size in BJT LUTs sweeps has negligible impact on the LUTs size because the substrate PNP is essentially a two-terminal device with few choices for the emitter area parameter (A). Another important factor that controls the accuracy and the synthesis time is the reltol used in the iterative procedure. Table 2 shows that even if reltol is relaxed by two orders of magnitude, the error is still tolerable, while the execution time becomes faster.
In order to illustrate the merit of the proposed design procedure, the same set of parameters used in the previous design example was used in Cadence optimization to automatically design the circuit (simulation-based optimization). As shown in Table 3 , the proposed procedure can achieve better and more accurate results. More importantly, although DC simulations are generally fast, the time required by Cadence optimization is orders of magnitude longer than the time required by the proposed procedure because it is difficult for the optimizer to tune several circuit parameters simultaneously. Using the proposed methodology, the designer can quickly sweep the circuit's degrees of freedom and explore the design space as will be shown shortly. On the other hand, using simulation-based optimization this is impractical because the search for each design point requires considerable execution time.
The previous synthesis example verifies the proposed systematic design procedure; however, it only considers a single design point. Consequently, we used nested sweeps for the circuit's degrees of freedom (L P,N , ρ P,N , I B , and A) to verify the proposed procedure in three design spaces: L P vs L N = 1µm → 8µm (Fig. 7) , ρ P vs ρ N = 10 → 20 (Fig. 8) , and I B vs A: I B = 1µA → 100µA and A = 5µm × 5µm, 10µm × 10µm (Fig. 9) . The comparison of V REF and TC obtained from the synthesis procedure and simulations delivers two important messages: 1) the synthesis results match the simulations very well across this wide range of values which validates the robustness of the proposed methodology and 2) the TC is quite low, which means that the synthesis procedure properly designs the bandgap to cancel the first order temperature dependence. It is worth noting that TC starts to increase at low ρ P,N as the transistors are driven to the edge of saturation.
The accuracy and speed of the proposed systematic design procedure enables the designer to explore the degrees of freedom available in the circuit. As the designer sweeps one design variable, the whole design is readjusted to restore the zero-TC point at T NOM and properly size the transistors, which is a key merit of the proposed procedure. Once the synthesis procedure generates the readjusted design, the simulation engine can be invoked to compute any important design metric, e.g., power supply rejection (PSR) and noise. Consequently, contours of key specifications can be generated to aid in the design process and provide insights into circuit trade-offs. In an even better and more powerful approach, a symbolic circuit solver (e.g., SLiCAP [17] ) can be used to generate an accurate expression for the required design metric. Although the analytical expression may span several lines, computing the result out of it just requires looking up some parameters in the LUTs and direct substitution, which consumes only few milli-seconds. As a result, the design space can be explored without invoking the simulator in the loop. We applied this approach to explore the PSR and noise in the aforementioned design spaces: L P vs L N (Fig. 10) , ρ P vs ρ N (Fig. 11) , and I B vs A (Fig. 12) . The PSR and noise results computed by the synthesis procedure are in excellent agreement with the simulation results. This design space exploration provides the designer with design insights, e.g., Fig. 11 indicates that to achieve higher PSR the NMOS transistors need to be biased in weak inversion (WI). A design in this realm boils down to the creation of a circuit-specific lookup function that can simply look up the design according to a set of required specifications without the need to restart the design process all over again.
As discussed in Sec. IV, the effect of process corners can be considered by changing the input parameters of the synthesis procedure and applying back*ward evaluation (solving mode). Fig. 13 compares the synthesis and simulation results of eight different corners, where excellent agreement is achieved. The effect of random mismatch is calculated using the linear transfer functions generated by the symbolic solver similar to noise analysis. To verify the output of the proposed procedure, Monte Carlo simulations were performed on Cadence Spectre using 1,000 runs. Fig. 14 shows the normalized histogram (probability density function, PDF) and the empirical cumulative distribution function (CDF) using the data generated from the simula-tions. The estimated mean and standard deviation of the simulation data are used to fit a normal distribution to the simulation results. Similarly, another normal distribution is plotted in the figure using the mean and standard deviation computed by the proposed synthesis procedure. As shown in Fig. 14 , the PDF and CDF generated by the synthesis procedure are in close agreement with those generated using actual simulation data. In conclusion, the bandgap output variation due to PVT corners and random mismatch can be accurately estimated using the proposed procedure without invoking the simulator in the loop.
VI. CONCLUSION
We proposed a g m /I D -based systematic approach to the design of bandgap voltage references. We devised an algorithm that iterates on precomputed LUTs without the need to invoke a simulator in the loop. The results of the proposed synthesis procedure were verified against simulation results over a wide design space. With the aid of a symbolic circuit solver, we explored the circuit's key performance metrics in a short time with no simulator required. The proposed procedure is totally agnostic towards the adopted technology and hence, is extrapolatory to various technology nodes. The proposed methodology can effectively take into consideration the effect of PVT corners and random mismatch, and can be similarly applied to other bandgap reference topologies.
